[packages/xorg-app-intel-gpu-tools] - up to 1.12

arekm arekm at pld-linux.org
Tue Sep 15 17:01:50 CEST 2015 

commit a3bc999c187c4764b9e70a58fc9b62f414064f43
Author: Arkadiusz Miśkiewicz <arekm at maven.pl>
Date:   Tue Sep 15 17:01:46 2015 +0200

    - up to 1.12

 intel-gpu-tools-missing.patch | 232 ------------------------------------------
 xorg-app-intel-gpu-tools.spec |  17 +---
 2 files changed, 5 insertions(+), 244 deletions(-)
---
diff --git a/xorg-app-intel-gpu-tools.spec b/xorg-app-intel-gpu-tools.spec
index 51924ce..aa41ae6 100644
--- a/xorg-app-intel-gpu-tools.spec
+++ b/xorg-app-intel-gpu-tools.spec
@@ -8,13 +8,12 @@
 Summary:	Tools for Intel DRM driver
 Summary(pl.UTF-8):	Narzędzia do sterownika Intel DRM
 Name:		xorg-app-intel-gpu-tools
-Version:	1.11
-Release:	3
+Version:	1.12
+Release:	1
 License:	MIT
 Group:		X11/Applications
 Source0:	http://xorg.freedesktop.org/archive/individual/app/intel-gpu-tools-%{version}.tar.bz2
 # Source0-md5:	836e9fd084f63da2a29fe81a47eb3db8
-Patch0:		intel-gpu-tools-missing.patch
 URL:		http://intellinuxgraphics.org/
 BuildRequires:	autoconf >= 2.63
 BuildRequires:	automake >= 1:1.12
@@ -58,9 +57,6 @@ sterownika Intel DRM.
 
 %prep
 %setup -q -n intel-gpu-tools-%{version}
-%patch0 -p1
-
-%{__sed} -i -e '1s,#!/usr/bin/env python3,#!/usr/bin/python3,' tools/quick_dump/{quick_dump,reg_access}.py
 
 %build
 %{__libtoolize}
@@ -83,7 +79,7 @@ rm -rf $RPM_BUILD_ROOT
 %{__make} install \
 	DESTDIR=$RPM_BUILD_ROOT
 
-%{__rm} $RPM_BUILD_ROOT%{_libdir}/I*.la
+%{__rm} $RPM_BUILD_ROOT%{_libdir}/*.la
 
 # tests
 %{__rm} -r $RPM_BUILD_ROOT%{_libexecdir}/intel-gpu-tools \
@@ -95,16 +91,13 @@ rm -rf $RPM_BUILD_ROOT
 %files
 %defattr(644,root,root,755)
 %doc COPYING ChangeLog NEWS README
-%attr(755,root,root) %{_bindir}/chipset.py
 %attr(755,root,root) %{_bindir}/eudb
-%attr(755,root,root) %{_bindir}/gem_userptr_benchmark
+%attr(755,root,root) %{_bindir}/igt_stats
 %attr(755,root,root) %{_bindir}/intel-gen4asm
 %attr(755,root,root) %{_bindir}/intel-gen4disasm
 %attr(755,root,root) %{_bindir}/intel-gpu-overlay
 %attr(755,root,root) %{_bindir}/intel_*
-%attr(755,root,root) %{_bindir}/quick_dump.py
-%attr(755,root,root) %{_bindir}/reg_access.py
-%attr(755,root,root) %{_libdir}/I915ChipsetPython.so
+%attr(755,root,root) %{_libdir}/intel_aubdump.so
 %{_pkgconfigdir}/intel-gen4asm.pc
 %{_gtkdocdir}/intel-gpu-tools
 %{_mandir}/man1/intel_*.1*
diff --git a/intel-gpu-tools-missing.patch b/intel-gpu-tools-missing.patch
deleted file mode 100644
index 78b95b0..0000000
--- a/intel-gpu-tools-missing.patch
+++ /dev/null
@@ -1,232 +0,0 @@
---- intel-gpu-tools-1.11/man/intel_reg.rst.orig	1970-01-01 01:00:00.000000000 +0100
-+++ intel-gpu-tools-1.11/man/intel_reg.rst	2015-06-13 09:23:09.299087685 +0200
-@@ -0,0 +1,229 @@
-+=========
-+intel_reg
-+=========
-+
-+---------------------------------
-+Intel graphics register multitool
-+---------------------------------
-+
-+:Author: Jani Nikula <jani.nikula at intel.com>
-+:Date: 2015-04-14
-+:Version: intel-gpu-tools
-+:Copyright: 2015 Intel Corporation
-+:Manual section: 1
-+:Manual group: General Commands Manual
-+
-+SYNOPSIS
-+========
-+
-+**intel_reg** [*option* ...] *command*
-+
-+DESCRIPTION
-+===========
-+
-+Intel graphics register multitool. Read, write, dump, and decode Intel graphics
-+MMIO and sideband registers, and more.
-+
-+OPTIONS
-+=======
-+
-+Some options are global, and some specific to commands.
-+
-+--verbose
-+---------
-+
-+Increase verbosity.
-+
-+--quiet
-+-------
-+
-+Decrease verbosity.
-+
-+--count=N
-+---------
-+
-+Read N registers.
-+
-+--binary
-+--------
-+
-+Output binary values.
-+
-+--all
-+-----
-+
-+Decode registers for all known platforms.
-+
-+--mmio=FILE
-+-----------
-+
-+Use MMIO bar from FILE.
-+
-+--devid=DEVID
-+-------------
-+
-+Pretend to be PCI ID DEVID. Useful with MMIO bar snapshots from other machines.
-+
-+--spec=PATH
-+-----------
-+
-+Read register spec from directory or file specified by PATH; see REGISTER SPEC
-+DEFINITIONS below for details.
-+
-+--help
-+------
-+
-+Show brief help.
-+
-+COMMANDS
-+========
-+
-+See REGISTER REFERENCES below on how to describe registers for the commands.
-+
-+read [--count=N] REGISTER [...]
-+-------------------------------
-+
-+Dump each specified REGISTER, or N registers starting from each REGISTER.
-+
-+write REGISTER VALUE [REGISTER VALUE ...]
-+-----------------------------------------
-+
-+Write each VALUE to corresponding REGISTER.
-+
-+dump [--mmio=FILE --devid=DEVID]
-+--------------------------------
-+
-+Dump all registers specified in the register spec.
-+
-+decode REGISTER VALUE
-+---------------------
-+
-+Decode REGISTER VALUE.
-+
-+snapshot
-+--------
-+
-+Output the MMIO bar to stdout. The output can be used for a later invocation of
-+dump or read with the --mmio=FILE and --devid=DEVID parameters.
-+
-+list
-+----
-+
-+List the known registers.
-+
-+help
-+----
-+
-+Display brief help.
-+
-+
-+REGISTER REFERENCES
-+===================
-+
-+Registers are defined as [(PORTNAME|PORTNUM|MMIO-OFFSET):](REGNAME|REGADDR).
-+
-+PORTNAME
-+--------
-+
-+The register access method, most often MMIO, which is the default. The methods
-+supported on all platforms are "mmio", "portio-vga", and "mmio-vga".
-+
-+On BYT and CHV, the sideband ports "bunit", "punit", "nc", "dpio", "gpio-nc",
-+"cck", "ccu", "dpio2", and "flisdsi" are also supported.
-+
-+PORTNUM
-+-------
-+
-+Port number for the sideband ports supported on BYT and CHV. Only numbers mapped
-+to the supported ports are allowed, arbitrary numbers are not accepted.
-+
-+Numbers above 0xff are automatically interpreted as MMIO offsets, not port
-+numbers.
-+
-+MMIO-OFFSET
-+-----------
-+
-+Use MMIO, and add this offset to the register address.
-+
-+Numbers equal to or below 0xff are automatically interpreted as port numbers,
-+not MMIO offsets.
-+
-+REGNAME
-+-------
-+
-+Name of the register as defined in the register spec.
-+
-+If MMIO offset is not specified, it is picked up from the register
-+spec. However, ports are not; the port is a namespace for the register names.
-+
-+REGADDR
-+-------
-+
-+Register address. The corresponding register name need not be specified in the
-+register spec.
-+
-+ENVIRONMENT
-+===========
-+
-+INTEL_REG_SPEC
-+--------------
-+
-+Path to a directory or a file containing register spec definitions.
-+
-+REGISTER SPEC DEFINITIONS
-+=========================
-+
-+A register spec associates register names with addresses. The spec is searched
-+for in this order:
-+
-+#. Directory or file specified by the --spec option.
-+
-+#. Directory or file specified by the INTEL_REG_SPEC environment variable.
-+
-+#. Builtin register spec. Also used as fallback with a warning if the above are
-+   used but fail.
-+
-+If a directory is specified using --spec option or INTEL_REG_SPEC environment
-+variable, the directory is scanned for a spec file in this order:
-+
-+#. File named after the PCI device id. For example, "0412".
-+
-+#. File named after the code name in lowercase, without punctuation. For
-+   example, "valleyview".
-+
-+#. File named after generation. For example, "gen7" (note that this matches
-+   valleyview, ivybridge and haswell!).
-+
-+Register Spec File Format
-+-------------------------
-+
-+The register spec format is compatible with the quick_dump.py format, briefly
-+described below:
-+
-+* Empty lines and lines beginning with "#", ";", or "//" are ignored.
-+
-+* Lines *not* beginning with "(" are interpreted as file names, absolute or
-+  relative, to be included.
-+
-+* Lines beginning with "(" are interpreted as register definitions.
-+
-+Registers are defined as tuples ('REGNAME', 'REGADDR',
-+'PORTNAME|PORTNUM|MMIO-OFFSET'), as in REGISTER REFERENCES above. The port
-+description may also be an empty string to denote MMIO.
-+
-+Examples:
-+
-+* # this is a comment, below is an include
-+
-+* vlv_pipe_a.txt
-+
-+* ('GEN6_PMINTRMSK', '0x0000a168', '')
-+
-+* ('MIPIA_PORT_CTRL', '0x61190', '0x180000')
-+
-+* ('PLL1_DW0', '0x8000', 'DPIO')
-+
-+BUGS
-+====
-+
-+Reading some registers may hang the GPU or the machine.
================================================================

---- gitweb:

http://git.pld-linux.org/gitweb.cgi/packages/xorg-app-intel-gpu-tools.git/commitdiff/a3bc999c187c4764b9e70a58fc9b62f414064f43

More information about the pld-cvs-commit mailing list